

Embedded Computing and Partial Reconfiguration

Marc Defossez May 2005

Agenda

- Virtex-Ilpro architectural overview.
- Virtex-4 architectural overview.
- Software flow.
- Configuration, frames and Bits.
- Partial re-configuration.
- Embedded partial re-configuration.
- Partial re-configuration flow.



Virtex-II Pro Platform FPGA



3.125 Gbps Multi-Gigabit Transceivers (MGTs) Supports 10 Gbps standards Up to 24 per device





- IP-Immersion™ Fabric
- ActiveInterconnect[™]
- 18Kb Dual-Port RAM
- Xtreme[™] Multipliers
- 16 Global Clock Domains







- PowerPC 405 Core
- 300+ MHz / 450+ DMIPS Performance
- Up to 4 PPC405 per device

Common Virtex-II Series Fabric

Powerful CLB



• 8 LUTs, distributed RAMs, or Shift Registers

XCITE technology™



 Improves Signal Integrity plus Eliminates 100's of Resistors

Xtreme DSP™ Multipliers



Up to 200MHz 18b x 18b multiply



Digital Clock Managers



• Zero Delay Clock, Phase Shift, Frequency Synthesis

Block RAM



 18KBit True Dual Port Blocks (Up to 10Mbits Total)

Active Interconnect ™



• Fully Buffered, Fast, Predictable

Bitstream Security



• Triple DES Encryption





Processor Integration Technology



PowerPC 405 Core

- MMU Enable
- Operand Forwarding
- Deterministic Multiply
- N:1 PLB Clock Ratio

IP-Immersion Tiles

provide IP-to-Fabric connectiv

FPGA CLB Array

- Memory Map Location
- BRAM Size
- Operand Forwarding
- OCM Enable
- N:1 BRAM Clock Ratio

Interface Logic





CoreConnect[™] Bus Architecture



- Processor Local Bus (PLB)
 - 32-bit address, 64-bit data
 - Separate read and write busses for overlapped transfers
 - 2.1 GB/s Max BW @ 133 MHz
- On-Chip Peripheral Bus (OPB)
 - 32-bit address, 32-bit data
 - Single cycle data transfers
- Device Control Register Bus (DCR)
 - 32-bit transfers to and from GPR



Agenda

- Virtex-Ilpro architectural overview.
- Virtex-4 architectural overview.
- Software flow.
- Configuration, frames and Bits.
- Partial re-configuration.
- Embedded partial re-configuration.
- Partial re-configuration flow.



New ASMBL™ Architecture

- Functional Blocks
 Organized in Columns
 - –Logic, DSP, BRAM, I/O, MGT, DCM, PowerPC
 - Removes feature-to-feature interdependencies

Key Benefits

- Customer gets wider choice
 by Xilinx offering families with different
 feature mix (LX / FX / SX)
- Distributed IO improves signal integrity and PWR / GND distribution
- Distributed features give additional placement flexibility







Embedded Hard IP



Virtex-4 Processor Block



• New:

- APU module
- Two EMAC cores per PPC405

• Enhancements:

- More flexible OCM controllers
- Higher PLB performance
- Reduced area
- Improved performance
- Fully compatible with Virtex-II Pro processor





Agenda

- Virtex-Ilpro architectural overview.
- Virtex-4 architectural overview.
- Software flow.
- Configuration, frames and Bits.
- Partial re-configuration.
- Embedded partial re-configuration.
- Partial re-configuration flow.



HW Development Tools



The Embedded SW Flow



SW & HW Developed Concurrently



Agenda

- Virtex-Ilpro architectural overview.
- Virtex-4 architectural overview.
- Software flow.
- Configuration, frames and Bits.
- Partial re-configuration.
- Embedded partial re-configuration.
- Partial re-configuration flow.



Configuration

• FPGA bits are stored in a file called: Bitfile.

- It's containing the info needed to program the transistors of the FPGA so that they obey the correct way and perform to the intended function.
- Generated by the ISE software.

🏼 automake.log	01	<b 1<="" th=""><th>Fext D</th><th>)ocun</th><th>nent</th><th></th><th>21</th><th>05-03</th><th>3 15:5</th><th>5</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th>	Fext D)ocun	nent		21	05-03	3 15:5	5									
🕲 bitgen.ut	11	KB (UT File			21-05-03 11:15													
🔊 dotledchar.bit	548 KB BIT File				21-05-03 11:15														
🔊 DotLedChar.jhd		Q	1	2	3	4	Ş	6	7	Ş	9	ą	þ	ç	þ	ę	ţ		
Doll of Char mrn	00000000h:	00	09	OF	FO	OF	FO	OF	FO	OF	FO	00	00	01	61	00	OF	2	a
	00000010h:	44	6F	74	4C	65	64	43	68	61	72	2 E	6E	63	64	00	62	;	DotLedChar.ncd.b
	00000020h:	00	OA	32	76	70	37	66	66	38	39	36	00	63	00	OB	32	;	2vp7ff896.c2
	00000030h:	30	30	33	2 F	30	35	2 F	32	31	00	64	00	09	31	31	ЗA	;	003/05/21.d11:
	00000040h:	31	35	ЗA	34	35	00	65	00	08	8E	24	FF	FF	FF	FF	AA	;	15:45.eŽ\$ ÿÿÿÿ ª
	00000050h:	99	55	66	30	00	80	01	00	00	00	07	30	01	60	01	00	;	™UfO.€O.`
	00000060h:	00	00	69	30	01	20	01	00	05	ЗF	E5	30	01	СО	01	01	;	iO?åO.À
	00000070h:	24	AO	93	30	00	СО	01	00	00	00	00	30	00	80	01	00	;	\$ ∾O.ÀO.€
	00000080h:	00	00	09	30	00	20	01	00	00	00	00	30	00	80	01	00	;	00.€
	00000090h:	00	00	01	30	00	40	00	50	02	22	FA	00	00	00	00	00	;	O.@.P.″ú
	000000a0h:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	;	
the subscription of the su	LOOOOODOD.	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00		

Frames and bits

Bitstream is organized as a set of Frames.
 The length and number of frames depends on the type of FPGA.

- A number of frames describes a column.
- A column performs a specific FPGA function.
 - There are columns for:
 - Block SelectRAM
 - CLB / IOB
 - DCM
 - RocketIO



Frames

- Virtex-Ilpro frames are column reaching from bottom to top of the FPGA.
- Virtex-4 frames are columns that span "8 CLB + 1 HCLK + 8CLB" or equivalent logic.
 - 2 RAMB + 1 HCLK + 2RAMB
 - 16 IOB + 1 HCLK + 16 IOB
 - The granularity is greater than in V2pro.
- Columns do not take in account the special logic as JTAG, ICAP, etc.



Virtex-Ilpro example



Agenda

- Virtex-Ilpro architectural overview.
- Virtex-4 architectural overview.
- Software flow.
- Frames and Bits.
- Partial re-configuration.
- Embedded partial re-configuration.
- Partial re-configuration flow.



Why use it?

• Opens a totally new set of design applications.

- Adaptive hardware algorithms.
- Reduced device count and cost.
- New business models possible.
- ASICs cannot compete in this arena.
- Allows things that are impossible using nonreconfigurable silicon.

Spectrum of Reconfiguration



(re)configuration

• Each FPGA design is using re-configuration.



Partial reconfiguration is:

- Modify parts of hardware while the rest keeps running.
- Here some special techniques must be applied.



How can it be done?

- Reconfigure the FPGA, complete or partial, per an external connected device as a processor.
 - A connected processor can use the JTAG or SelectMap port.
- Reconfigure the FPGA, partial, using an on board processor.
 - The PPC405 or Microblaze processor configures parts of the FPGA through a ICAP port.



SelectMap

SelectMap

- Is an 8-bit bi-directional data bus interface.
- Can be used to configure the FPGA.
- When in "persist" mode can be used to re-configure the FPGA.
- Two modes exist:
 - Master SelectMap, FPGA generates a clock.
 - Slave SelectMap, FPGA accepts a clock.



[&]quot;persist" is a BITGEN option



JTAG



- Fully compliant with IEEE-1149.1
- Commonly named: Test Access Port or Boundary-Scan.
- Data can be send out on I/O pins in order to test connections at board level.
- Can also be used to send signals internally to test the devicespecific behavior.
- In addition to testing, the flexibility is offered for having a own set of user-defined instructions.
- The added common vendor-specific instructions, such as configure and verify, have increased the popularity of boundaryscan testing and functionality.





JTAG Example





...Configure the FPGAs... ...Load PPC code in SDRAM...





Boot the PowerPC from SDRAM. Use the "Microdrive" as Hard Disk.





Partial reconfiguration by PPC 2

Agenda

- Virtex-Ilpro architectural overview.
- Virtex-4 architectural overview.
- Normal Software flow.
- Frames and Bits.
- Partial re-configuration.
- Embedded partial re-configuration.
- Partial re-configuration flow.



Initial Start

- Determine what the partial reconfiguration design will look like:
 - Separate modules, not talking to each other.
 - A design where modules swap data.
 - A combination of both.
- Determine the IO and IO location of each module.
- Determine the size of each module.
- Determine the PPC design.
- These steps are very important!



Project setup

ISE projects

User Constraint Files

- HDL source code

 A good start comes with a setup of a directory structure to use for the project running partial reconfiguration.

Xilinx Platform Studio project for the processor design.



Initial planning 1



Design Modules don't talk to each other.

- Design_A and Design_B are partial reconfigurable areas.
- Complete initial design gets loaded through JTAG.
- When needed PPC gets a bitstream from memory and re-configures area A or / and area B.



Initial Planning 2



- Modules talk to each other and to the PPC.
- PPC is in command of reconfiguration.
- Enables and disables the bus-macro's to allow reconfiguration.
- Bus-macro is a set of tri-state buffers locked in a fixed place.

Agenda

- Virtex-Ilpro architectural overview.
- Virtex-4 architectural overview.
- Software flow.
- Frames and Bits.
- Partial re-configuration.
- Embedded partial re-configuration.
- Partial re-configuration flow.

Hardware Design

- Toplevel design contains hierarchical levels of sub-level designs as black boxes.
- Synthesize and translate the Toplevel.
- Floorplan the Toplevel.
- Write a UCF file.
- Design each hierarchical block separately.
- Use the UCF file for each block and add specific constraints.

Floorplan Guidelines

- A module must always be the full height of the device.
- Horizontal placement is on a four slice boundary.
- Clocks are not part of reconfigurable modules.
- IOB's directly above or below a module are part of that module.
- For left and right oriented modules the same applies.
- Minimize the number of reconfigurable modules.
- Modules communicate through a Xilinx Bus-Macro.
- Make sure that the fixed design does NOT relate on a state of the reconfigurable module.

Reference slide 1

- Provide an empty Toplevel.ucf file in /Ucf.
- Setup a ISE project in the /Ise directory.
 - Call it "Toplevel" (creates the project in a directory Toplevel).

Property Name	Value
Use LOC Constraints	V
Netlist Translation Type	Timestamp
Macro Search Path	
Create I/O Pads from Ports	
Allow Unexpanded Blocks	
User Rules File for Netlister Launcher	
Allow Unmatched LOC Constraints	
Preserve Hierarchy on Sub Module	
Other Ngdbuild Command Line Options	-modular initial

Reference slide 2

Toplevel UCF File

INST "RecoModule" AREA_GROUP = "AG_RecoModule" ; INST "PpcSystem" AREA_GROUP = "AG_PpcSystem" ;

AREA_GROUP "AG_RecoModule" RANGE = SLICE_X0Y111:SLICE_X7Y0, TBUF_X0Y111:TBUF_X6Y0,RAMB16_X0Y0:RAMB16_X0Y13,MULT18X18_X0Y0: MULT18X18_X0Y13 ;

NET "Reset" LOC = "AL6"; NET "Led3" LOC = "AK28"; NET "Led2" LOC = "AK29"; Floorplanner writes for each sort of device a separate AREA_GROUP line in the UCF file. Put everything in one AREA_GROUP text line as shown here else problems during PAR will pop-up.

INST "SysBufgp" LOC = "BUFGMUX7P"; INST "SysDcm" LOC = "DCM_X1Y0"; INST "SysDcm" CLKIN_PERIOD=10; INST "SysBufg" LOC = "BUFGMUX3S";

Reference slide 3 Module UCF file.

- Renamed copy of the Toplevel.UCF file.
- Timing constraints added for the module in cause.
- Module needs some extra constraints for Partial Reconfiguration:
 - INST "Module_Name" AREA_GROUP = "Grouped_Name";
 - AREA_GROUP "Grouped_Name" RANGE = SLICE_X0Y111:SLICE_X7Y0,
 - AREA_GROUP "Grouped_Name" MODE = RECONFIG;
 - AREA_GROUP "Grouped_Name" GROUP = CLOSED;
 - AREA_GROUP "Grouped_Name" PLACE = CLOSED;
- These constraints push logic into boundaries set by the Area_Group ... Range.

Constraints from Toplevel design, set by the floorplanning stage.

Reference slide 4

OFF

- Synthesis of each module with XST tool.
- ISE used on each module for XST run.

Synthesis Options HDL Options Xilinx Specific Options		Synthesis Options HDL Options Xilinx Specific Options	3		
Property Name	Value	Property Name	Value		
Optimization Goal	Speed	Add I/O Buffers			
Optimization Effort	Normal	Max Fanout	500		
Synthesis Constraints File		Number of Clock Buffers	16		
Use Synthesis Constraints File	<u> </u>	Register Duplication			
Library Search Order		Equivalent Degister Persoval			
Keep Hierarchy	Yes	Desistes Delensing	N	<u> </u>	
Global Optimization Goal	AllClockNets	Register Balancing	INO	1	
Generate RTL Schematic	Yes	Move First Hip-Hop Stage	N/A		
Read Cores		Move Last Flip-Flop Stage	N/A		
Cores Search Directories	E:\Projects\Modular_Partial\PartialPpc\PartialPpcNoBusMacro	Pack I/O Registers into IOBs	Auto		
Write Timing Constraints		Slice Packing			
Cross Clock Analysis		Convert Tristates To Logic	No		
Hierarchy Separator		Optimize Instantiated Primitives	П	1	
Bus Delimiter	0				
Slice Utilization Ratio	100				
Case	Maintain				
Work Directory	./xst				
HDL INI File				•	
Verilog 2001					
Verilog Include Directories			hhA	I/O Ruttors	
Custom Compile File List			<u> </u>		
Other XST Command Line Options		Keep Hierarchy, YE	S		

• XPS:

- Set to write the .npl file to the \Ise\PpcSystem directory when exporting the design.
- Run XST from ISE tools.

Module Design

- Design each module as if it was a stand alone design.
 - This is the easiest for debug and simulation .
 - Apply constraint to meet the requested timing.
- As a module can be seen as a standalone design it can have hierarchical levels.
- Make sure no connections exist with other modules.
 If connections are needed us a Bus-Macro.
- Use XPS to generate the processor design.
 - XPS must be set to generate a hierarchical level of a top level design.
- Generate for each module a partial bitstream.
- Convert the bitstream to a "C" source code "array".

XPS = Xilinx Platform Studio

Assemble XPS Link Compile Data2Mem

Run this flow for every module in the design creating 'x' number of partial bitstreams.

What do we have? A "design.bit" for initial download containing all "Module.bit" files. They are part of of the "C" source code.

What do we do now?

Download the processor program

Reconfigure on the fly

Configuration A

Configuration B

Configuration C

Reconfigurable Design with Bus-Macro

- Previous design switched on the fly partial FPGA designs that ran independently from each other.
- NO Bus-Macro was used
- When modules swap data, a Bus-Macro is used.
- What is a Bus-Macro?
 - A pre-routed, pre-placed set op tri-state buffers.
 - The Bus-Macro is build in FPGA_editor.
 - FPGA_Editor is the assembler of the FPGA, is you like.
 - Bus-Macro file extension is: .nmc

Basic Bus Macro

Use of Bus Macro

Must be locked. - UCF syntax: INST "busmacro" LOC = "TBUF_X8Y110"; - LOC one TBUF of the Bus-Macro to loc the whole macro. Space of 2 CLB Space of 2 CLB **MODULE B**

Use of Bus Macro (continued)

- Toplevel design must contain the Bus Macro(s).
- Modules have dedicated input, output and tri-state ports for the Bus Macro.
- Module area overlap the Bus Macro locked area.
- Bus Macro is controlled from the fixed area per GPIO processor peripheral.
- When reconfigurable module sizes are known, a special pass though Bus Macro can be made.

Floorplan for Bus-Macro

Partial reconfiguration by PPC 50

The End

• That's All Folks!

XILIN

Partial reconfiguration by PPC 51