Device tree

Bart Tanghe

Agenda

- The past – board files
- Device tree
- Device tree compiler
- Compability string – registers - clock – interrupt
- Spi example
- DTS-example
- Demo's and questions

Board files (the past)

From arch/arm/mach-at91/at91sam9263_devices.c

```
static struct resource udc_resources[] = {
        [0] = {
                .start  = AT91SAM9263_BASE_UDP,
                .end    = AT91SAM9263_BASE_UDP + SZ_16K - 1,
                .flags  = IORESOURCE_MEM,
        },
        [1] = {
                .start  = NR_IRQS_LEGACY + AT91SAM9263_ID_UDP,
                .end    = NR_IRQS_LEGACY + AT91SAM9263_ID_UDP,
                .flags  = IORESOURCE_IRQ,
        },
};

static struct platform_device at91_udc_device = {
        .name           = "at91_udc",
        .id             = -1,
        .dev            = {
                                .platform_data          = &udc_data,
        },
        .resource       = udc_resources,
        .num_resources  = ARRAY_SIZE(udc_resources),
};

some_init_code() {
        platform_device_register(&at91_udc_device);
}
```

Board files (the past)

- Description of the hardware
- Example raspberry pi (rpi kernel tree)
  - Arch/arm/mach-bcm2708/bcm2708.c
  - 1139 lines of code
  - Register devices
    - platform_device_register(pdev);
    - Registers, irq, clk

Device tree




```
#include <dt-bindings/interrupt-controller/irq.h>
#include "imx6dl-pinfunc.h"
#include "imx6qdl.dtsi"

/ {
        aliases {
                i2c3 = &i2c4;
        };

        cpus {
                #address-cells = <1>;
                #size-cells = <0>;

                cpu@0 {
                        compatible = "arm,cortex-a9";
                        device_type = "cpu";
                        reg = <0>;
                        next-level-cache = <&L2>;
                        operating-points = <
                                /* kHz    uV */
                                996000  1250000
                                792000  1175000
                                396000  1075000
                        >;
                        fsl,soc-operating-points = <
                                /* ARM kHz  SOC-PU uV */
                                996000  1175000
                                792000  1175000
                                396000  1175000
                        >;
                        clock-latency = <61036>; /* two CLK32 periods */
                        clocks = <&clks IMX6QDL_CLK_ARM>,
                                 <&clks IMX6QDL_CLK_PLL2_PFD2_396M>,
                                 <&clks IMX6QDL_CLK_STEP>,
                                 <&clks IMX6QDL_CLK_PLL1_SW>,
                                 <&clks IMX6QDL_CLK_PLL1_SYS>;
                        clock-names = "arm", "pll2_pfd2_396m", "step",
                                      "pll1_sw", "pll1_sys";
                        arm-supply = <&reg_arm>;
                        pu-supply = <&reg_pu>;
                        soc-supply = <&reg_soc>;
```


THOMAS MORE

Device tree

- XML
- Description of the available hardware
- http://www.devicetree.org/Main_Page
  - http://devicetree.org/Device_Tree_Usage
  - Mailing list archive
    http://news.gmane.org/gmane.linux.drivers.devicetree
  - FreeBSD support

Device tree

- Dts directory
  - arch/arm/boot/dts
  - Most common platforms
  - Other architecture – arch/”arch”/boot/dts
- Device tree bindings driver documentation
  - Documentation/devicetree/bindings
  - ex. pwm/mxs-pwm.txt

Device tree documentation

Freescale MXS PWM controller

Required properties:

- compatible: should be "fsl,imx23-pwm"

- reg: physical base address and length of the controller's registers

- #pwm-cells: should be 2. See pwm.txt in this directory for a description of the cells format.

- fsl,pwm-number: the number of PWM devices

Example:

```
pwm: pwm@80064000 {
        compatible = "fsl,imx28-pwm", "fsl,imx23-pwm";
        reg = <0x80064000 0x2000>;
        #pwm-cells = <2>;
        fsl,pwm-number = <8>;
};
```

Device tree



THOMAS MORE

Device tree compiler

- Device tree compiler (dtc)
- Device tree blob
- Binary code
- Dts => dtb
- Linux source directory (C program)
  - scripts/dtc/dtc -I dts -O dtb -o my-tree.dtb my-tree.dts
  - scripts/dtc/dtc -I dtb -O dts -o my-tree.dts my-tree.dtb
- https://git.kernel.org/cgit/utils/dtc/dtc.git

Device tree files

- Predefined dts and dtsi (dts include)
- Dtsi – common hardware
- Dts – platform specific hardware
- Arch/arm/boot/dts
  - bcm2835.dtsi – bcm2835-rpi-b.dts
  - imx6qdl.dtsi – imx6qdl-udoo.dtsi – imx6q-udoo.dts
  - zynq-7000.dtsi – zynq-zed.dts

Device tree boot

- make ARCH=arm CROSS_COMPILE=arm-linux-gnueabi- dtbs -j4
- make ARCH=arm CROSS_COMPILE=arm-linux-gnueabi- zImage -j4
- U-boot

```
mmc dev 0
setenv fdtfile bcm2835-rpi-b.dtb
setenv bootargs earlyprintk console=tty0 console=ttyAMA0 root=/dev/mmcblk0p2 rootwait
fatload mmc 0:1 ${kernel_addr_r} zImage
fatload mmc 0:1 ${fdt_addr_r} ${fdtfile}
bootz ${kernel_addr_r} - ${fdt_addr_r}
```

```
mmc dev 0
setenv fdtfile bcm2835-rpi-b-plus.dtb
setenv bootargs earlyprintk console=tty0 console=ttyAMA0 root=/dev/mmcblk0p2 rootwait
fatload mmc 0:1 ${kernel_addr_r} zImage
fatload mmc 0:1 ${fdt_addr_r} ${fdtfile}
bootz ${kernel_addr_r} - ${fdt_addr_r}
```

Device tree boot




```
r1 = don't care
r2 = <pointer to DTB>
```

Device tree boot output

```
switch to partitions #0, OK
mmc0 is current device
Scanning mmc 0...
Found U-Boot script /boot.scr.uimg
reading /boot.scr.uimg
337 bytes read in 14 ms (23.4 KiB/s)
## Executing script at 00000000
switch to partitions #0, OK
mmc0 is current device
reading zImage
3416104 bytes read in 548 ms (5.9 MiB/s)
reading bcm2835-rpi-b.dtb
4362 bytes read in 14 ms (303.7 KiB/s)
Kernel image @ 0x1000000 [ 0x000000 - 0x342028 ]
## Flattened Device Tree blob at 02000000
   Booting using the fdt blob at 0x2000000
   Loading Device Tree to 1bb46000, end 1bb4a109 ... OK

Starting kernel ...

Uncompressing Linux... done, booting the kernel.
[    0.000000] Booting Linux on physical CPU 0x0
[    0.000000] Initializing cgroup subsys cpuset
[    0.000000] Initializing cgroup subsys cpu
```

Bcm2835-rpi-b-plus.dts

```
/dts-v1/;
/include/ "bcm2835-rpi.dtsi"

/ {
        compatible = "raspberrypi,model-b-plus", "brcm,bcm2835";
        model = "Raspberry Pi Model B+";

        leds {
                act {
                        gpios = <&gpio 47 0>;
                };

                pwr {
                        label = "PWR";
                        gpios = <&gpio 35 0>;
                        default-state = "keep";
                        linux,default-trigger = "default-on";
                };
        };
};

&gpio {
        pinctrl-0 = <&gpioout &alt0 &i2s_alt0 &alt3>;

        /* I2S interface */
        i2s_alt0: i2s_alt0 {
                brcm,pins = <18 19 20 21>;
                brcm,function = <4>; /* alt0 */
        };
};
```



Udoo quad (multiplatform kernel)

```
setenv bootargs 'console=ttymxc1,115200 root=/dev/mmcblk0p1  rootwait rw
rootfstype=ext4 consoleblank=0'
setenv fdt_addr 0x12000000
ext2load mmc ${mmcdev}:${mmcpart} ${fdt_addr} /boot/imx6q-udoo.dtb
ext2load mmc ${mmcdev}:${mmcpart} 10800000 /boot/uImage
bootm 10800000 - ${fdt_addr}
```

Udoo dual versus quad

imx6dl.dtsi

```
cpus {
        #address-cells = <1>;
        #size-cells = <0>;

        cpu@0 {
                compatible = "arm,cortex-a9";
                device_type = "cpu";
                reg = <0>;
                next-level-cache = <&L2>;
                operating-points = <
                        /* kHz    uV */
                        996000  1250000
                        792000  1175000
                ….



        };

        cpu@1 {
                compatible = "arm,cortex-a9";
                device_type = "cpu";
                reg = <1>;
                next-level-cache = <&L2>;
        };
};

soc {
```

Imx6q.dtsi

```
cpus {
        #address-cells = <1>;
        #size-cells = <0>;

        cpu@0 {
                compatible = "arm,cortex-a9";
                device_type = "cpu";
                reg = <0>;
                …

                soc-supply = <&reg_soc>;
        };

        cpu@1 {
                compatible = "arm,cortex-a9";
                device_type = "cpu";
                reg = <1>;
                next-level-cache = <&L2>;
        };

        cpu@2 {
                compatible = "arm,cortex-a9";
                device_type = "cpu";
                reg = <2>;
                next-level-cache = <&L2>;
        };

        cpu@3 {
                compatible = "arm,cortex-a9";
                device_type = "cpu";
                reg = <3>;
                next-level-cache = <&L2>;
        };
};

soc {
```

Udoo dual versus quad

```
CPU identified as i.MX6Q, silicon rev 1.2
Console: colour dummy device 80x30
Calibrating delay loop... 1581.05 BogoMIPS (lpj=7905280)
pid_max: default: 32768 minimum: 301
Mount-cache hash table entries: 512
CPU: Testing write buffer coherency: ok
CPU0: thread -1, cpu 0, socket 0, mpidr 80000000
Setting up static identity map for 0x805c0638 - 0x805c0690
CPU1: Booted secondary processor
CPU1: thread -1, cpu 1, socket 0, mpidr 80000001
CPU2: Booted secondary processor
CPU2: thread -1, cpu 2, socket 0, mpidr 80000002
CPU3: Booted secondary processor
CPU3: thread -1, cpu 3, socket 0, mpidr 80000003
Brought up 4 CPUs
SMP: Total of 4 processors activated (6324.22 BogoMIPS).
CPU: All CPU(s) started in SVC mode.
devtmpfs: initialized
pinctrl core: initialized pinctrl subsystem
```

Driver functions

Same functions as the board files

```
platform_get_resource(pdev, IORESOURCE_MEM, 0);
clk = devm_clk_get(&pdev->dev, NULL);
```

Compatible string

DTS

```
pwm: pwm@7e20e000 {
        compatible = "brcm,bcm2835-pwm";
        reg = <0x7e20c000 0x28>;
        clocks = <&clk_pwm>;
        #pwm-cells = <2>;
        status = "disabled";
        //status = “ok”
    };
...

    clk_pwm: clock@3 {
        compatible = "fixed-clock";
        reg = <3>;
        #clock-cells = <0>;
        clock-output-names = "pwm";
        clock-frequency = <9200000>;
    };
```

Driver code

```
static int bcm2835_pwm_probe(struct platform_device *pdev)      //probe
...
    r = platform_get_resource(pdev, IORESOURCE_MEM, 0);
    pwm->base = devm_ioremap_resource(&pdev->dev, r);

…
    clk = devm_clk_get(&pdev->dev, NULL);
…

    static const struct of_device_id bcm2835_pwm_of_match[] = {
        { .compatible = "brcm,bcm2835-pwm", },
        { /* sentinel */ }
    };

    MODULE_DEVICE_TABLE(of, bcm2835_pwm_of_match);
```

Compatible with board files

```
    static struct platform_driver bcm2835_pwm_driver = {
        .driver = {
            .name = "bcm2835-pwm",
            .of_match_table = bcm2835_pwm_of_match,
        },
        .probe = bcm2835_pwm_probe,
        .remove = bcm2835_pwm_remove,
    };
    module_platform_driver(bcm2835_pwm_driver);
```

Clocks – fixed clock (root clock)

DTS

```
pwm: pwm@7e20e000 {
        compatible = "brcm,bcm2835-pwm";
        reg = <0x7e20c000 0x28>;
        clocks = <&clk_pwm>;
        #pwm-cells = <2>;
        status = "disabled";
        //status = “ok”
    };
...
    clk_pwm: clock@3 {
        compatible = "fixed-clock";
        reg = <3>;
        #clock-cells = <0>;
        clock-output-names = "pwm";
        clock-frequency = <9200000>;
    };
```

Driver code

```
static int bcm2835_pwm_probe(struct platform_device *pdev)      //probe
...
    r = platform_get_resource(pdev, IORESOURCE_MEM, 0);
    pwm->base = devm_ioremap_resource(&pdev->dev, r);

…
    clk = devm_clk_get(&pdev->dev, NULL);
…

    static const struct of_device_id bcm2835_pwm_of_match[] = {
        { .compatible = "brcm,bcm2835-pwm", },
        { /* sentinel */ }
    };

    MODULE_DEVICE_TABLE(of, bcm2835_pwm_of_match);
```

Compatible with board files

```
    static struct platform_driver bcm2835_pwm_driver = {
        .driver = {
            .name = "bcm2835-pwm",
            .of_match_table = bcm2835_pwm_of_match,
        },
        .probe = bcm2835_pwm_probe,
        .remove = bcm2835_pwm_remove,
    };
    module_platform_driver(bcm2835_pwm_driver);
```

Registers

DTS

```
pwm: pwm@7e20e000 {
        compatible = "brcm,bcm2835-pwm";
        reg = <0x7e20c000 0x28>;
        clocks = <&clk_pwm>;
        #pwm-cells = <2>;
        status = "disabled";
        //status = “ok”
    };
...

    clk_pwm: clock@3 {
        compatible = "fixed-clock";
        reg = <3>;
        #clock-cells = <0>;
        clock-output-names = "pwm";
        clock-frequency = <9200000>;
    };
```

Driver code

```
static int bcm2835_pwm_probe(struct platform_device *pdev)      //probe
...
    r = platform_get_resource(pdev, IORESOURCE_MEM, 0);
    pwm->base = devm_ioremap_resource(&pdev->dev, r);

…
    clk = devm_clk_get(&pdev->dev, NULL);
…

    static const struct of_device_id bcm2835_pwm_of_match[] = {
        { .compatible = "brcm,bcm2835-pwm", },
        { /* sentinel */ }
    };

    MODULE_DEVICE_TABLE(of, bcm2835_pwm_of_match);
```

Compatible with board files

```
    static struct platform_driver bcm2835_pwm_driver = {
        .driver = {
            .name = "bcm2835-pwm",
            .of_match_table = bcm2835_pwm_of_match,
        },
        .probe = bcm2835_pwm_probe,
        .remove = bcm2835_pwm_remove,
    };
    module_platform_driver(bcm2835_pwm_driver);
```

Interrupt


interrupt-parent = <&intc>
interrupts = <GIC_SPI 38 IRQ_LEVEL_TYPE_HIGH>
wm8903@1a
wlf,wm8903
I2C bus
i2c@7000c000
nvidia,tegra20-i2c
intc
arm,cortex-a9-gic
gpio
nvidia,tegra20-gpio
interrupt-parent = <&gpio>;
interrupts = <TEGRA_GPIO(X, 3)
IRQ_TYPE_LEVEL_HIGH>;
interrupt-parent = <&intc>;
interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>,
..., ...,
<GIC_SPI 89 IRQ_TYPE_LEVEL_HIGH>;
Tegra 20 SoC
arch/arm/boot/dts/tegra20.dtsi

Interrupt

```
/ {
  interrupt-parent = <&intc>;

  intc: interrupt-controller {
    compatible = "arm,cortex-a9-gic";
    reg = <0x50041000 0x1000 0x50040100 0x0100>;
    interrupt-controller;
    #interrupt-cells = <3>;
  };

  i2c@7000c000 {
    compatible = "nvidia,tegra20-i2c";
    reg = <0x7000c000 0x100>;
    interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>;
    #address-cells = <1>;
    #size-cells = <0>;
    [...]
  };

  gpio: gpio {
      compatible = "nvidia,tegra20-gpio";
      reg = <0x6000d000 0x1000>;
      interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>,
           [...], <GIC_SPI 89 IRQ_TYPE_LEVEL_HIGH>;
      #gpio-cells = <2>;
      gpio-controller;
      #interrupt-cells = <2>;
      interrupt-controller;
  };
};
```

Pinctrl


Configuration
GPIO
GPIO0
UART3 RX
UART 3
SPI1 MISO
I2C0 SCL
Mux
UART3 TX
SPI 1
GPIO1
SPI1 MOSI
Mux
I2C 0
I2C0 SDA
SoC
Configuration

Pinctrl

```
&gpio {
	pinctrl-names = "default";

	gpioout: gpioout {
		brcm,pins = <6>;
		brcm,function = <1>; /* GPIO out */
	};

	alt0: alt0 {
		brcm,pins = <0 1 2 3 4 5 7 8 9 10 11 14 15 40 45>;
		brcm,function = <4>; /* alt0 */
	};

	alt3: alt3 {
		brcm,pins = <48 49 50 51 52 53>;
		brcm,function = <7>; /* alt3 */
	};
};
```

Device tree kernel functions

drivers/of/base.c

* Procedures for creating, accessing and interpreting the device tree.

```
/*
 * Find a property with a given name for a given node
 * and return the value.
 */
const void *of_get_property(const struct device_node *np, const char *name,
                            int *lenp)
{
        struct property *pp = of_find_property(np, name, lenp);

        return pp ? pp->value : NULL;
}
EXPORT_SYMBOL(of_get_property);
```

Example drivers/clk/clkdev.c

```
        if (np && !of_get_property(np, "clock-ranges", NULL))
```

Zedboard



THOMAS MORE

Zedboard – add pwm to design



Zedboard – add pwm to design



Zedboard – add pwm to design

https://github.com/Xilinx/device-tree-xlnx

Generate the dts file



Zedboard – dts

```
axi_timer_0: timer@42800000 {
                clock-frequency = <100000000>;
                #pwm-cells = <1>;
                clocks = <&clkc 15>;
                compatible = "xlnx,xlnx-pwm";
                reg = <0x42800000 0x10000>;
                xlnx,count-width = <0x20>;
                xlnx,gen0-assert = <0x1>;
                xlnx,gen1-assert = <0x1>;
                xlnx,one-timer-only = <0x0>;
                xlnx,trig0-assert = <0x1>;
                xlnx,trig1-assert = <0x1>;

axi_timer_1: timer@42810000 {
                clock-frequency = <100000000>;
                #pwm-cells = <1>;
                clocks = <&clkc 15>;
                compatible = "xlnx,xlnx-pwm";
                reg = <0x42810000 0x10000>;
```

Zedboard

SD-card
- boot.bin
  (first stage bootloader, hardware configuration, u-boot)
- uImage
- uramdisk

Remark: bootargs in the devicetree file

```
u-boot> fatload mmc 0 0x3000000 uImage
u-boot> fatload mmc 0 0x2A00000 devicetree.dtb
u-boot> fatload mmc 0 0x2000000 uramdisk.image.gz
u-boot> bootm 0x3000000 0x2000000 0x2A00000
```

Zedboard

```
## Booting kernel from Legacy Image at 03000000 ...
   Image Name:   Linux-3.13.0-xilinx-dirty
   Image Type:   ARM Linux Kernel Image (uncompressed)
   Data Size:    3594728 Bytes = 3.4 MiB
   Load Address: 00008000
   Entry Point:  00008000
   Verifying Checksum ... OK
## Loading init Ramdisk from Legacy Image at 02000000 ...
   Image Name:
   Image Type:   ARM Linux RAMDisk Image (gzip compressed)
   Data Size:    2512223 Bytes = 2.4 MiB
   Load Address: 00000000
   Entry Point:  00000000
   Verifying Checksum ... OK
## Flattened Device Tree blob at 02a00000
   Booting using the fdt blob at 0x2a00000
   Loading Kernel Image ... OK
   Loading Ramdisk to 1eabf000, end 1ed2455f ... OK
   Loading Device Tree to 1eab9000, end 1eabe974 ... OK

Starting kernel ...

Uncompressing Linux... done, booting the kernel.
[    0.000000] Booting Linux on physical CPU 0x0
[    0.000000] Linux version 3.13.0-xilinx-dirty (emsys@pc12) (gcc version 4.7.3 (Sou
[    0.000000] CPU: ARMv7 Processor [413fc090] revision 0 (ARMv7), cr=18c5387d
```

THOMAS MORE

Zedboard

devicetree_4pwm.dtb

```
zynq> ls /sys/class/pwm/
zynq> insmod /home/bta/xlnx-pwm.ko
zynq> ls /sys/class/pwm/
pwmchip0  pwmchip1  pwmchip2  pwmchip3
zynq>
```

devicetree_2pwm.dtb

```
zynq> ls /sys/class/pwm/
zynq> insmod /home/bta/xlnx-pwm.ko
zynq> ls /sys/class/pwm/
pwmchip0  pwmchip1
zynq>
```

Look at the source with

scripts/dtc/dtc -I dtb -O dts -o /devicetree_2pwm.dts system_2pwm.dtb

MCP2515


+3V3
+3V3
+3V3
R15
10K
R3
10K
R2
10K
U2
17
RESET
INT
12 INT
2
RXCAN
TXCAN
1
CS0
16
CS
SCK
13
SCK
CLKOUT/SOF
3
MOSI
14
SI
MISO
15
SO
4
TX0RTS
RX0BF
11
5
TX1RTS
RX1BF
10
6
TX2RTS
8
OSC1
7
OSC2
X1
+3V3
18
VDD
9
VSS
CRYSTAL-GENERIC
MCP2515-E/SO
GND

MCP2515 (board file)

```
static struct platform_device bcm2708_spi_device = {
      .name = "bcm2708_spi",
      .id = 0,
      .num_resources = ARRAY_SIZE(bcm2708_spi_resources),
      .resource = bcm2708_spi_resources,
      .dev = {
            .dma_mask = &bcm2708_spi_dmamask,
            .coherent_dma_mask = DMA_BIT_MASK(DMA_MASK_BITS_COMMON)},
};

static struct mcp251x_platform_data mcp251x_info = {
   .oscillator_frequency   = 16000000,
   .board_specific_setup   = NULL,
   .irq_flags              = IRQF_TRIGGER_FALLING,
   .power_enable           = NULL,
   .transceiver_enable     = NULL,
};

static struct spi_board_info bcm2708_spi_devices[] = {
      .modalias = "mcp2515",
      .max_speed_hz = 10000000,
      .platform_data = &mcp251x_info,
      /* .irq = unknown , defined later thru bcm2708_mcp251x_init */
       .bus_num = 0,
       .chip_select = 0,
       .mode = SPI_MODE_0,
};
```

MCP2515 (dts – tegra30-apalis.dtsi)

```
/* SPI4: CAN2 */
spi@7000da00 {
	status = "okay";
	spi-max-frequency = <10000000>;

	can@1 {
		compatible = "microchip,mcp2515";
		reg = <1>;
		clocks = <&clk16m>;
		interrupt-parent = <&gpio>;
		interrupts = <TEGRA_GPIO(W, 3) GPIO_ACTIVE_LOW>;
		spi-max-frequency = <10000000>;
	};
};
clocks {
	compatible = "simple-bus";
	#address-cells = <1>;
	#size-cells = <0>;

	clk32k_in: clk@0 {
		compatible = "fixed-clock";
		reg=<0>;
		#clock-cells = <0>;
		clock-frequency = <32768>;
	};
	clk16m: clk@1 {
		compatible = "fixed-clock";
		reg=<1>;
		#clock-cells = <0>;
		clock-frequency = <16000000>;
		clock-output-names = "clk16m";
	};
};
```

THOMAS MORE

DTS-example

https://github.com/btanghe/device_tree/

```
example@0 {
        compatible = "general,dts-example";
        reg = <0xdeadbeef 0x40>;
        clocks = <0x2 0xa1>;
        clock-names = "per";
        custom-var = <0x200>;
        interrupts = <0x0 0x1b 0x4>;
        status = "okay";
};
```

https://github.com/btanghe/device_tree/blob/master/devicetree.c

Demo's and questions

Resource

Device tree for dummies
http://events.linuxfoundation.org/sites/events/files/slides/petazzoni-device-tree-dummies.pdf

Xillybus zynq device tree
http://www.xillybus.com/tutorials/device-tree-zynq-2

Arm in the linux kernel
https://archive.fosdem.org/2013/schedule/event/arm_in_the_linux_kernel/attachments/slides/273/export/events/attachments/arm_in_the_linux_kernel/slides/273/arm_support_kernel.pdf

Linux kernel tree